Link Silicon Valley
The fastest way to connect to the people, companies and capital of Silicon Valley
Free 30 Day Trial Account
Sign Up | Log In
Search
ACQUIRED COMPANY
 
My Lists

Azuro  Acquired by Cadence Design Systems (2011  amount undisclosed )

5201 Great America Parkway, Suite 432
Santa Clara, CA 95054
USA
(408) 970-8200
Website Company Summary Management Team
Management

Finance: Mark Bagby
Technology: Hazem Almusa (02/27/2006) ; Peter Knoop ; Steev Wilcox
Former Employees: Ashutosh Mauskar Barb Acosta
Board

Outside board: (May no longer be on the board) Mark Evans (Benchmark);  Heiner Sussner (Miramar Venture Partners) David Gee (TTP Ventures)
Company

Business description: Azuro is an exciting new electronic design automation (EDA) software company that is enabling electronics companies around the world to build semiconductor chips that use significantly less power than ever before. Azuro’s first product, PowerCentric, targets the clock power problem in digital chip design. Without careful power management the clock network can account for as much as 80% of on-chip switching power. PowerCentric delivers a fully unified low power clock implementation solution to the designer which significantly reduces on-chip switching power above and beyond existing low power industry design flows. Azuro’s customers can translate this power saving advantage directly into enhanced functionality, talk time or play time on their devices. PowerCentric differs from existing industry design flows where clock gating and clock tree synthesis are performed at two different points in the flow. By unifying these operations at the placed gates level in the design flow, PowerCentric’s patent-pending iCTS™ technology is able to explore a larger global solution space of clock gating topologies and make superior power-timing trade-offs than current industry solutions. PowerCentric also includes a fully integrated vectorless active power reporting engine, eliminating the need to produce representative power testbenches before power characterizing a design.
Partners include: Mentor GraphicsTSMCVirage Logic;  ARM Connected Community;  ModelSim;  Virtual Silicon
Capital

Rounds: 4
Recent Fundings: Dec 2009   Dec 2008
Capital raised: 30.3M
Last Round: 1.0M
Ownership: Acquired by Cadence Design Systems (2011  amount undisclosed )
VCs include: BenchmarkMiramar Venture Partners;  TTP Ventures;  Khosla Ventures;  Cambridge Angels;  GSR Ventures

Last Tweets


 

Last Mentions


Overview
Record updated: Jul 2011
Sector: Software
Rounds: 4
Recent Fundings: Dec 2009   Dec 2008
Capital Raised: 30.3M
Last Round: 1.0M
Ownership: Acquired by Cadence Design Systems (2011  amount undisclosed )